世纪芯集成电路有限公司多年来一直专注加密芯片功能的设计和软件算法的研究、算法的软件实现，如：des加密、对称加密、

md5加密等加解密算法的研究，及其硬件功能的实现、系统软件的开发和芯片底层驱动的设计，在U/CPLD/SPLD/PLD芯片解密技

术的领域积累了丰富的开发经验。我们长期针对业内的各种疑难芯片或单片机解密技术进行集中攻关，已率先突破业内数十种

单片机解密难题，是目前国内最权威的芯片解密技术研究机构。
　　
　
　　以下我们对EPXA4单片机基本功能特征的简单介绍，仅供参考：
Features...
a73 Combination of a world-class RISC processor system with industry-
leading programmable logic on a single device
a73 Industry-standard ARM922T
?
32-bit RISC processor core operating
at up to 200 MHz
– ARMv4T instruction set with Thumb
?
extensions
– Memory management unit (MMU) included for real-time
operating system (RTOS) support
– Harvard cache architecture with 64-way set associative separate
8-Kbyte instruction and 8-Kbyte data caches
a73 APEX
?
20KE-like programmable logic architecture ranging from
100,000 to 1,000,000 gates (see Table 1 on page 3)
a73 Advanced bus architecture based on advanced microcontroller bus
architecture (AMBA
?
) high-performance bus (AHB)
a73 Embedded programmable on-chip peripherals
– ETM9 embedded trace module to assist software debugging
– Flexible interrupt controller
– Universal asynchronous receiver/transmitter (UART)
– General-purpose timer
– Watchdog timer
a73 Advanced memory support
– Internal single-port SRAM up to 256 Kbytes
– Internal dual-port SRAM up to 128 Kbytes
– Internal SDRAM controller
- Single data-rate (SDR) and double data-rate (DDR) support
- Up to 512 Mbytes
- Data rates to 133 (266) MHz
– Expansion bus interface (EBI)
- Compatible with industry-standard flash memory, SRAMs,
and peripheral devices
- Four devices, each up to 32 Mbytes
a73 PLD configuration/reconfiguration possible via the embedded
processor software
a73 Fully configurable memory map
a73 Extensive embedded system debug facilities
– SignalTap
?
embedded logic analyzer
– ARM
?
JTAG processor debug support
– Real-time data/instruction processor trace
– Background debug monitoring via the IEEE Std. 1149.1 (JTAG)
interface

文章来自：http://www.jiemicity.com/xpjm/ALTERA_63_305.html